Cache-timing attacks

D. J. Bernstein

Thanks to: University of Illinois at Chicago NSF CCR-9983950 Alfred P. Sloan Foundation

http://cr.yp.to/papers.html #cachetiming, 2005:

"This paper reports successful from a network server on another computer. **OpenSSL AES implementation** on a Pentium III."

All code included in paper. Easily reproducible.

- extraction of a complete AES key
- The targeted server used its key
- solely to encrypt data using the

acks

ois at Chicago 50

oundation

http://cr.yp.to/papers.html
#cachetiming, 2005:

"This paper reports successful extraction of a complete AES key from a network server on another computer. The targeted server used its key solely to encrypt data using the OpenSSL AES implementation on a Pentium III."

All code included in paper. Easily reproducible.

Outline of this ta 1. How to adver an AES candi 2. How to leak k timings: basic 3. How to break by forcing cac 4. How to skew 5. How to leak k timings: adva 6. How to break without cache 7. How to misde a cryptograph http://cr.yp.to/papers.html #cachetiming, 2005:

"This paper reports successful extraction of a complete AES key from a network server on another computer. The targeted server used its key solely to encrypt data using the **OpenSSL AES implementation** on a Pentium III."

All code included in paper. Easily reproducible.

Outline of this talk:

- 1. How to advertise an AES candidate
- 2. How to leak keys through timings: basic techniques
- 3. How to break AES remotely by forcing cache misses
- 4. How to skew a benchmark
- 5. How to leak keys through
 - timings: advanced techniques
- 6. How to break AES remotely without cache misses
- 7. How to misdesign
 - a cryptographic architecture

- to/papers.html 2005:
- orts successful
- omplete AES key
- erver
- uter.
- ver used its key
- data using the
- nplementation

l in paper. le. Outline of this talk:

- 1. How to advertise an AES candidate
- 2. How to leak keys through timings: basic techniques
- 3. How to break AES remotely by forcing cache misses
- 4. How to skew a benchmark
- How to leak keys through timings: advanced techniques
- 6. How to break AES remotely without cache misses
- 7. How to misdesign
 - a cryptographic architecture

1. Advertising an

1997: US NIST a cipher competition replacing DES as approved block of

1999: NIST anno RC6, Rijndael, So as AES finalists.

2001: NIST public the development Encryption Stand explaining selection AES.

Outline of this talk:

- 1. How to advertise an AES candidate
- 2. How to leak keys through timings: basic techniques
- 3. How to break AES remotely by forcing cache misses
- 4. How to skew a benchmark
- 5. How to leak keys through timings: advanced techniques
- 6. How to break AES remotely without cache misses
- 7. How to misdesign a cryptographic architecture

approved block cipher.

1999: NIST announces MARS, RC6, Rijndael, Serpent, Twofish as AES finalists.

2001: NIST publishes "Report on the development of the Advanced Encryption Standard (AES)," explaining selection of Rijndael as AES.

1. Advertising an AES candidate

- 1997: US NIST announces block-
- cipher competition. Goal: AES,
- replacing DES as US government-

- alk:
- tise
- date
- eys through
- techniques
- AES remotely
- he misses
- a benchmark
- eys through
- nced techniques
- AES remotely
- e misses
- sign
- ic architecture

1. Advertising an AES candidate

1997: US NIST announces blockcipher competition. Goal: AES, replacing DES as US governmentapproved block cipher.

1999: NIST announces MARS, RC6, Rijndael, Serpent, Twofish as AES finalists.

2001: NIST publishes "Report on the development of the Advanced Encryption Standard (AES)," explaining selection of Rijndael as AES.

1996: Kocher ex from *timings* of a Clear threat to b too. As stated ir "In some environ timing attacks ca against operation in different amou depending on the

1. Advertising an AES candidate

1997: US NIST announces blockcipher competition. Goal: AES, replacing DES as US governmentapproved block cipher.

1999: NIST announces MARS, RC6, Rijndael, Serpent, Twofish as AES finalists.

2001: NIST publishes "Report on the development of the Advanced Encryption Standard (AES)," explaining selection of Rijndael as AES.

from *timings* of a server.

"In some environments, timing attacks can be effected in different amounts of time, depending on their arguments.

1996: Kocher extracts RSA key

- Clear threat to block-cipher keys too. As stated in NIST's report:
- against operations that execute

<u>n AES candidate</u>

announces blockon. Goal: AES,

US government-

ounces MARS, erpent, Twofish

lishes "Report on of the Advanced lard (AES)," on of Rijndael as 1996: Kocher extracts RSA key from *timings* of a server.

Clear threat to block-cipher keys too. As stated in NIST's report:

"In some environments, timing attacks can be effected against operations that execute in different amounts of time, depending on their arguments. "A general defen timing attacks is each encryption a operation runs in amount of time.

"Table lookup: r timing attacks . .

"Multiplication/o or variable shift/ most difficult to

1996: Kocher extracts RSA key from *timings* of a server.

Clear threat to block-cipher keys too. As stated in NIST's report:

"In some environments, timing attacks can be effected against operations that execute in different amounts of time, depending on their arguments.

"A general defense against timing attacks is to ensure that each encryption and decryption operation runs in the same amount of time. . . .

timing attacks . . .

or variable shift/rotation: most difficult to defend . . .

- "Table lookup: not vulnerable to
- "Multiplication/division/squaring

tracts RSA key

a server.

lock-cipher keys NIST's report:

ments,

an be effected

ns that execute

ints of time,

eir arguments.

"A general defense against timing attacks is to ensure that each encryption and decryption operation runs in the same amount of time. ...

"Table lookup: not vulnerable to timing attacks ...

'Multiplication/division/squaring
or variable shift/rotation:
most difficult to defend ...

"Rijndael and Se only Boolean ope table lookups, an shifts/rotations. are the easiest to attacks....

"Finalist profiles. operations used I among the easies against power an attacks. ... Rijnd gain a major spec over its competit protections are co "A general defense against timing attacks is to ensure that each encryption and decryption operation runs in the same amount of time. ...

"Table lookup: not vulnerable to timing attacks ...

"Multiplication/division/squaring
or variable shift/rotation:
most difficult to defend

"Rijndael and Serpent use only Boolean operations, table lookups, and fixed shifts/rotations. These operations are the easiest to defend against attacks. ...

"Finalist profiles. ... The operations used by Rijndael are among the easiest to defend against power and timing attacks. ... Rijndael appears to gain a major speed advantage over its competitors when such protections are considered. ...

- se against
- to ensure that
- and decryption
- the same
- . . .
- not vulnerable to
- division/squaring rotation:
- defend ...

"Rijndael and Serpent use only Boolean operations, table lookups, and fixed shifts/rotations. These operations are the easiest to defend against attacks. ...

"Finalist profiles. ... The operations used by Rijndael are among the easiest to defend against power and timing attacks. ... Rijndael appears to gain a major speed advantage over its competitors when such protections are considered. ...

"NIST judged Ri best overall algor AES. Rijndael ap consistently good Its key setup tim and its key agility **Rijndael's operat** the easiest to de power and timing Finally, Rijndael's round structure a good potential to instruction-level (Emphasis added

"Rijndael and Serpent use only Boolean operations, table lookups, and fixed shifts/rotations. These operations are the easiest to defend against attacks.

"Finalist profiles. . . . The operations used by Rijndael are among the easiest to defend against power and timing attacks. . . . Rijndael appears to gain a major speed advantage over its competitors when such protections are considered. . . .

"NIST judged Rijndael to be the best overall algorithm for the AES. Rijndael appears to be a consistently good performer . . . Its key setup time is excellent, and its key agility is good. . . . Rijndael's operations are among the easiest to defend against power and timing attacks. Finally, Rijndael's internal round structure appears to have good potential to benefit from instruction-level parallelism." (Emphasis added.)

rpent use

erations,

d fixed

These operations

defend against

... The by Rijndael are by Rijndael are by Rijndael are d to defend d timing lael appears to ed advantage

onsidered. . . .

"NIST judged Rijndael to be the best overall algorithm for the AES. Rijndael appears to be a consistently good performer . . . Its key setup time is excellent, and its key agility is good. . . . Rijndael's operations are among the easiest to defend against power and timing attacks. . . Finally, Rijndael's internal round structure appears to have good potential to benefit from instruction-level parallelism." (Emphasis added.)

1999: AES desig Rijmen) publish against implemer a comparative st proposals":

"Table lookups: is not susceptible attack. . . . Favo that use only log table-lookups and and that are then easy to secure. of this group are Magenta, Rijnda

"NIST judged Rijndael to be the best overall algorithm for the AES. Rijndael appears to be a consistently good performer . . . Its key setup time is excellent, and its key agility is good. . . . Rijndael's operations are among the easiest to defend against power and timing attacks. Finally, Rijndael's internal round structure appears to have good potential to benefit from instruction-level parallelism." (Emphasis added.)

1999: AES designers (Daemen, Rijmen) publish "Resistance against implementation attacks: a comparative study of the AES proposals":

"Table lookups: This instruction is not susceptible to a timing attack. . . . Favorable: Algorithms that use only logical operations, table-lookups and fixed shifts, and that are therefore relatively easy to secure. The algorithms of this group are Crypton, DEAL, Magenta, Rijndael and Serpent."

- jndael to be the rithm for the
- pears to be a
- performer ...
- e is excellent,
- y is good. . . .
- ions are among
- fend against
- g attacks. . . .
- s internal
- appears to have
- b benefit from
- parallelism."
- .)

1999: AES designers (Daemen, Rijmen) publish "Resistance against implementation attacks: a comparative study of the AES proposals":

"Table lookups: This instruction is not susceptible to a timing attack. . . . Favorable: Algorithms that use only logical operations, table-lookups and fixed shifts, and that are therefore relatively easy to secure. The algorithms of this group are Crypton, DEAL, Magenta, Rijndael and Serpent."

AES designers w reports "should t the measures to thwart these atta

2005, after AES vulnerable, amaz position: Timing "irrelevant for cr design." Schneie "The problem is attacks are pract pretty much anyt really enter into

1999: AES designers (Daemen, Rijmen) publish "Resistance against implementation attacks: a comparative study of the AES proposals":

"Table lookups: This instruction is not susceptible to a timing attack. . . . Favorable: Algorithms that use only logical operations, table-lookups and fixed shifts, and that are therefore relatively easy to secure. The algorithms of this group are Crypton, DEAL, Magenta, Rijndael and Serpent."

AES designers write: Speed the measures to be taken to thwart these attacks." 2005, after AES is shown to be vulnerable, amazing change of position: Timing attacks are "irrelevant for cryptographic design." Schneier, 2005: attacks are practical against

- reports "should take into account
- "The problem is that side-channel
- pretty much anything, so it didn't
- really enter into consideration."

ners (Daemen, "Resistance ntation attacks: udy of the AES

This instruction e to a timing rable: Algorithms ical operations, d fixed shifts, refore relatively The algorithms Crypton, DEAL, el and Serpent."

AES designers write: Speed reports "should take into account the measures to be taken to thwart these attacks."

2005, after AES is shown to be vulnerable, amazing change of position: Timing attacks are "irrelevant for cryptographic design." Schneier, 2005: "The problem is that side-channel attacks are practical against pretty much anything, so it didn't really enter into consideration."

2. Leaking keys

Most obvious tin skipping an opera than doing it.

1970s: TENEX of compares user-su against secret pa character a a tim first difference. A comparison time, of difference. A for reveal secret pass AES designers write: Speed reports "should take into account" the measures to be taken to thwart these attacks."

2005, after AES is shown to be vulnerable, amazing change of position: Timing attacks are "irrelevant for cryptographic design." Schneier, 2005: "The problem is that side-channel attacks are practical against pretty much anything, so it didn't really enter into consideration."

2. Leaking keys through timings

Most obvious timing variability: skipping an operation is faster than doing it.

compares user-supplied string against secret password one character a a time, stopping at reveal secret password.

1970s: TENEX operating system first difference. Attackers monitor comparison time, deduce position of difference. A few hundred tries

- rite: Speed ake into account be taken to acks."
- is shown to be ing change of attacks are
- yptographic
- r, 2005:
- that side-channel
- ical against
- ching, so it didn't consideration."

2. Leaking keys through timings

Most obvious timing variability: skipping an operation is faster than doing it.

1970s: TENEX operating system compares user-supplied string against secret password one character a a time, stopping at first difference. Attackers monitor comparison time, deduce position of difference. A few hundred tries reveal secret password.

Solution: Use co password compar Old: for (i = 0)if (x[i] return return 1; New: diff = 0;for (i = 0)diff |=return !di: 2. Leaking keys through timings

Most obvious timing variability: skipping an operation is faster than doing it.

1970s: TENEX operating system compares user-supplied string against secret password one character a a time, stopping at first difference. Attackers monitor comparison time, deduce position of difference. A few hundred tries reveal secret password.

Solution: Use constant-time password comparison. Old: for (i = 0; i < n; ++i)if (x[i] != y[i]) return 0; return 1; New: diff = 0;for (i = 0; i < n; ++i)diff |= x[i] ^ y[i]; return !diff;

through timings

ning variability: ation is faster

operating system opplied string ssword one e, stopping at Attackers monitor deduce position few hundred tries

sword.

Solution: Use constant-time password comparison.

Old: for (i = 0; i < n; ++i)if (x[i] != y[i]) return 0; return 1; New: diff = 0;for (i = 0; i < n; ++i)diff |= x[i] ^ y[i];

return !diff;

1996: Kocher pc attacks on crypto Example: key-de in modular reduc large-integer sub inputs and not o My reaction at t Eliminate variabl from cryptograph Beware microSP/ data-dependent l use Fermat inste inversion in ECC avoid S-boxes in

Solution: Use constant-time password comparison.

Old:

for (i = 0; i < n; ++i)if (x[i] != y[i]) return 0; return 1;

New:

diff = 0;for (i = 0; i < n; ++i)diff |= x[i] ^ y[i]; return !diff;

1996: Kocher points out timing attacks on cryptographic key bits. Example: key-dependent branch in modular reduction, performing large-integer subtraction for some inputs and not others, leaking key. My reaction at the time: Yikes! Eliminate variable-time operations from cryptographic software! Beware microSPARC-IIep data-dependent FPU timings; use Fermat instead of Euclid for inversion in ECC; avoid S-boxes in ciphers; etc.

nstant-time rison.

;i < n;++i) != y[i]) 0;

;i < n;++i) x[i] ^ y[i]; ff;

1996: Kocher points out timing attacks on cryptographic key bits. Example: key-dependent branch in modular reduction, performing large-integer subtraction for some inputs and not others, leaking key. My reaction at the time: Yikes! Eliminate variable-time operations from cryptographic software! Beware microSPARC-IIep data-dependent FPU timings; use Fermat instead of Euclid for inversion in ECC; avoid S-boxes in ciphers; etc.

1999: Koeune Q fast timing attac implementation" used input-depen AES has function bytes to bytes. A S' computed as byte Sprime byte c =if (c<128 return (}

Timing leaks bit c < 128.

1996: Kocher points out timing attacks on cryptographic key bits. Example: key-dependent branch in modular reduction, performing large-integer subtraction for some inputs and not others, leaking key.

My reaction at the time: Yikes! Eliminate variable-time operations from cryptographic software! Beware microSPARC-IIep data-dependent FPU timings; use Fermat instead of Euclid for inversion in ECC; avoid S-boxes in ciphers; etc.

1999: Koeune Quisquater publish fast timing attack on a "careless" implementation" of AES that used input-dependent branches. AES has functions S, S' mapping bytes to bytes. Attack is against S' computed as follows: byte Sprime(byte b) { byte c = S(b);if (c<128) return c+c; return $(c+c)^{283}$; } Timing leaks bit of c: faster if c < 128.

ographic key bits. pendent branch tion, performing traction for some thers, leaking key.

he time: Yikes! e-time operations hic software!

ARC-IIep

=PU timings;

ad of Euclid for

-7

ciphers; etc.

1999: Koeune Quisquater publish fast timing attack on a "careless implementation" of AES that used input-dependent branches.

AES has functions S, S' mapping bytes to bytes. Attack is against S' computed as follows:

byte Sprime(byte b) {
 byte c = S(b);
 if (c<128) return c+c;
 return (c+c)^283;
 }
Timing leaks bit of c: faster if</pre>

c < 128.

Standard solution replace branch by X = c >> 7;X | = (X << 1)X | = (X << 3)return (c<-CPUs handle this in constant time. Koeune Quisquat "The result prese not an attack ag but against

bad implementat

1999: Koeune Quisquater publish fast timing attack on a "careless" implementation" of AES that used input-dependent branches.

AES has functions S, S' mapping bytes to bytes. Attack is against S' computed as follows:

byte Sprime(byte b) { byte c = S(b);if (c<128) return c+c; return $(c+c)^{283}$; } Timing leaks bit of c: faster if c < 128.

Standard solution: replace branch by arithmetic. X = c >> 7;X |= (X << 1);X = (X << 3);return (c<<1)^X;</pre> CPUs handle this arithmetic in constant time. Koeune Quisquater: "The result presented here is not an attack against Rijndael, but against bad implementations of it."

uisquater publish k on a "careless of AES that dent branches.

ns *S*, *S*′ mapping Attack is against follows:

e(byte b) { S(b);

B) return c+c;

c+c)^283;

of c: faster if

Standard solution:

replace branch by arithmetic.

X = c >>7;

X | = (X << 1);

X |= (X << 3);

return (c<<1)^X;</pre>

CPUs handle this arithmetic in constant time.

Koeune Quisquater: "The result presented here is not an attack against Rijndael, but against

bad implementations of it."

Second most obv variability: L2 ca than DRAM. Sin is faster than L2

Reading from cac takes less time the reading from unc

Variability mention Kocher, 2000 Ke Wagner Hall ("W based on cache h S-box ciphers like and Khufu are po Ferguson Schneie Standard solution:

replace branch by arithmetic.

X = c >> 7;X |= (X << 1);X |= (X << 3);return (c<<1)^X;</pre> CPUs handle this arithmetic in constant time.

Koeune Quisquater: "The result presented here is not an attack against Rijndael, but against bad implementations of it."

Second most obvious timing variability: L2 cache is faster is faster than L2 cache. Reading from cached line takes less time than reading from uncached line. Variability mentioned by 1996 Kocher, 2000 Kelsey Schneier

and Khufu are possible"), 2003 Ferguson Schneier.

- than DRAM. Similarly, L1 cache
- Wagner Hall ("We believe attacks
- based on cache hit ratio in large
- S-box ciphers like Blowfish, CAST

า:

y arithmetic.

-);
-);
- <1)^X;
- arithmetic
- ter:
- ented here is
- ainst Rijndael,

ions of it."

Second most obvious timing variability: L2 cache is faster than DRAM. Similarly, L1 cache is faster than L2 cache.

Reading from cached line takes less time than reading from uncached line.

Variability mentioned by 1996 Kocher, 2000 Kelsey Schneier Wagner Hall ("We believe attacks based on cache hit ratio in large S-box ciphers like Blowfish, CAST and Khufu are possible"), 2003 Ferguson Schneier. 2002: Page publ algorithm to find from high-bandw information. DP plaintexts, each s empty cache. Al for each plaintex lookups that mis

Avoid empty cac some S-box entri guarantee this as countermeasure v the cache with the the S-boxes."

Second most obvious timing variability: L2 cache is faster than DRAM. Similarly, L1 cache is faster than L2 cache.

Reading from cached line takes less time than reading from uncached line.

Variability mentioned by 1996 Kocher, 2000 Kelsey Schneier Wagner Hall ("We believe attacks based on cache hit ratio in large S-box ciphers like Blowfish, CAST and Khufu are possible"), 2003 Ferguson Schneier.

2002: Page publishes fast algorithm to find DES key from high-bandwidth timing information. DPA-style. Many plaintexts, each starting with empty cache. Algorithm input: for each plaintext, list of S-box lookups that missed the cache. Avoid empty cache by preloading some S-box entries? "To guarantee this as an effective countermeasure we need to warm the cache with the entirety of all the S-boxes."

vious timing che is faster nilarly, L1 cache cache.

- ched line
- nan
- ached line.
- oned by 1996
- Isey Schneier
- Ve believe attacks
- nit ratio in large
- e Blowfish, CAST
- ossible"), 2003

er.

2002: Page publishes fast algorithm to find DES key from high-bandwidth timing information. DPA-style. Many plaintexts, each starting with empty cache. Algorithm input: for each plaintext, list of S-box lookups that missed the cache.

Avoid empty cache by preloading some S-box entries? "To guarantee this as an effective countermeasure we need to warm the cache with the entirety of all the S-boxes." 2003: Tsunoo, S Shigeri, Miyauch algorithm to find low-bandwidth ti Many plaintexts, with empty cache input: for each p encryption time.

"If a total-data le before processing between the freq misses will not be making it impose the relationships S-boxes."

2002: Page publishes fast algorithm to find DES key from high-bandwidth timing information. DPA-style. Many plaintexts, each starting with empty cache. Algorithm input: for each plaintext, list of S-box lookups that missed the cache.

Avoid empty cache by preloading some S-box entries? "To guarantee this as an effective countermeasure we need to warm the cache with the entirety of all the S-boxes."

2003: Tsunoo, Saito, Suzaki, Shigeri, Miyauchi publish fast algorithm to find DES key from low-bandwidth timing information. Many plaintexts, each starting with empty cache. Algorithm input: for each plaintext, encryption time.

before processing, differences misses will not be observed, S-boxes."

- "If a total-data load is executed
- between the frequencies of cache
- making it impossible to determine
- the relationships between sets of

ishes fast DES key dth timing A-style. Many starting with gorithm input: t, list of S-box sed the cache.

he by preloading es? "To

an effective

we need to warm ne entirety of all 2003: Tsunoo, Saito, Suzaki, Shigeri, Miyauchi publish fast algorithm to find DES key from low-bandwidth timing information. Many plaintexts, each starting with empty cache. Algorithm input: for each plaintext, encryption time.

"If a total-data load is executed before processing, differences between the frequencies of cache misses will not be observed, making it impossible to determine the relationships between sets of S-boxes."

3. Breaking AES

Given 16-byte see and 16-byte sequ AES produces

- 16-byte sequence
- Uses table looku
- e0 = tab[k[13]
- e1 =
- tab[k[0]⊕n[0] etc.
- $\mathsf{AES}_k(n) = (e78$

2003: Tsunoo, Saito, Suzaki, Shigeri, Miyauchi publish fast algorithm to find DES key from low-bandwidth timing information. Many plaintexts, each starting with empty cache. Algorithm input: for each plaintext, encryption time.

"If a total-data load is executed before processing, differences between the frequencies of cache misses will not be observed, making it impossible to determine the relationships between sets of S-boxes."

3. Breaking AES

Given 16-byte sequence nand 16-byte sequence k, AES produces 16-byte sequence $AES_k(n)$.

```
e0 = tab[k[13]] \oplus 1
```

```
e1 =
```

 $tab[k[0] \oplus n[0]] \oplus k[0] \oplus e0$ etc.

```
AES_k(n) = (e784, ..., e799).
```

Uses table lookup and \oplus (xor):

aito, Suzaki, i publish fast DES key from ming information. each starting e. Algorithm laintext,

oad is executed g, differences uencies of cache e observed, sible to determine

between sets of

3. Breaking AES

Given 16-byte sequence nand 16-byte sequence k, AES produces 16-byte sequence $AES_k(n)$. Uses table lookup and \oplus (xor): $e0 = tab[k[13]] \oplus 1$ e1 = $tab[k[0] \oplus n[0]] \oplus k[0] \oplus e0$ etc. $AES_k(n) = (e784, ..., e799).$

High-speed AES registers, several Operations: byte bytes to 1 byte), byte to 4 byte), o

Attacker can for table entries out observe encryptic Each cache miss signal, clearly vis from other AES other software, e Repeat for many easily deduce key

3. Breaking AES

Given 16-byte sequence nand 16-byte sequence k, AES produces 16-byte sequence $AES_k(n)$.

Uses table lookup and \oplus (xor): $e0 = tab[k[13]] \oplus 1$

e1 =

 $tab[k[0] \oplus n[0]] \oplus k[0] \oplus e0$ etc.

$$AES_k(n) = (e784, ..., e799).$$

High-speed AES uses 4-byte Operations: byte extraction (4) byte to 4 byte), \oplus .

Attacker can force selected table entries out of L2 cache, observe encryption time. from other AES cache misses, other software, etc. Repeat for many plaintexts, easily deduce key.

- registers, several 1024-byte tables.
- bytes to 1 byte), table lookup (1
- Each cache miss creates timing
- signal, clearly visible despite noise

) -

quence nlence k,

 $AES_k(n).$

p and ⊕ (xor):]⊕1

]⊕k[0]⊕e0

4,...,e799).

High-speed AES uses 4-byte registers, several 1024-byte tables. Operations: byte extraction (4 bytes to 1 byte), table lookup (1 byte to 4 byte), \oplus .

Attacker can force selected table entries out of L2 cache, observe encryption time. Each cache miss creates timing signal, clearly visible despite noise from other AES cache misses, other software, etc. Repeat for many plaintexts, easily deduce key.

Example: tab[k[hundreds of extra tab entry is not Knock tab[13] o signal when k[0]Deduce k[0] as r(Complication: c need more work bottom bits of kMore efficient: K tab entries out c Then first n[0] li to half of its pos

High-speed AES uses 4-byte registers, several 1024-byte tables. Operations: byte extraction (4) bytes to 1 byte), table lookup (1 byte to 4 byte), \oplus .

Attacker can force selected table entries out of L2 cache, observe encryption time. Each cache miss creates timing signal, clearly visible despite noise from other AES cache misses, other software, etc. Repeat for many plaintexts, easily deduce key.

hundreds of extra cycles if this tab entry is not in L2 cache. signal when $k[0] \oplus n[0] = 13$. Deduce k[0] as $n[0] \oplus 13$. (Complication: cache lines; need more work to find bottom bits of k[0].) tab entries out of cache. Then first n[0] limits k[0]to half of its possibilities.

Example: $tab[k[0] \oplus n[0]]$ costs

- Knock tab[13] out of cache. See
- More efficient: Knock half of the

uses 4-byte

1024-byte tables.

extraction (4 table lookup (1 ⊕.

ce selected

of L2 cache,

on time.

creates timing

ible despite noise

cache misses,

tc.

plaintexts,

Example: $tab[k[0] \oplus n[0]]$ costs hundreds of extra cycles if this tab entry is not in L2 cache.

Knock tab[13] out of cache. See signal when $k[0] \oplus n[0] = 13$. Deduce k[0] as $n[0] \oplus 13$. (Complication: cache lines; need more work to find bottom bits of k[0].)

More efficient: Knock half of the tab entries out of cache. Then first n[0] limits k[0] to half of its possibilities. On (e.g.) Athlon L1 cache is 2-way three 64-byte line address modulo 3 the first line is for L1 cache.

Athlon's 524288is 16-way associa with the same ac 8192 are read, th forced out of the

Force tab[13] ou by accessing sele locations. Example: $tab[k[0] \oplus n[0]]$ costs hundreds of extra cycles if this tab entry is not in L2 cache.

Knock tab[13] out of cache. See signal when $k[0] \oplus n[0] = 13$. Deduce k[0] as $n[0] \oplus 13$. (Complication: cache lines; need more work to find bottom bits of k[0].)

More efficient: Knock half of the tab entries out of cache. Then first n[0] limits k[0]to half of its possibilities.

On (e.g.) Athlon: 65536-byte L1 cache is 2-way associative. If three 64-byte lines with the same address modulo 32768 are read. the first line is forced out of the L1 cache.

Athlon's 524288-byte L2 cache is 16-way associative. If 17 lines with the same address modulo 8192 are read, the first line is forced out of the L2 cache.

Force tab[13] out of cache by accessing selected memory locations.

0] \oplus n[0]] costs a cycles if this in L2 cache.

- ut of cache. See
- $\oplus n[0] = 13.$
- $n[0] \oplus 13.$
- ache lines;
- to find
- [0].)
- Cnock half of the
- of cache.
- mits k[0]
- sibilities.

On (e.g.) Athlon: 65536-byte L1 cache is 2-way associative. If three 64-byte lines with the same address modulo 32768 are read, the first line is forced out of the L1 cache.

Athlon's 524288-byte L2 cache is 16-way associative. If 17 lines with the same address modulo 8192 are read, the first line is forced out of the L2 cache.

Force tab[13] out of cache by accessing selected memory locations.

How does attack necessary accesse multiuser compu account. Almost an account: e.g. Java applet to us What if compute no buffer overflow still possible to c attack from anot by figuring out p sent to (e.g.) Lir accesses of appro locations. Noboo Would make a ni

On (e.g.) Athlon: 65536-byte L1 cache is 2-way associative. If three 64-byte lines with the same address modulo 32768 are read. the first line is forced out of the L1 cache.

Athlon's 524288-byte L2 cache is 16-way associative. If 17 lines with the same address modulo 8192 are read, the first line is forced out of the L2 cache.

Force tab[13] out of cache by accessing selected memory locations.

How does attacker do the necessary accesses? Trivial on account. Almost as easy without an account: e.g., attacker sends Java applet to user's browser. What if computer has no browser, still possible to carry out the attack from another computer by figuring out packets that, when sent to (e.g.) Linux kernel, cause accesses of appropriate memory Would make a nice paper!

- locations. Nobody has done this!

- no buffer overflows, etc.? Clearly

- multiuser computer if attacker has

: 65536-byte y associative. If es with the same 32768 are read, orced out of the

byte L2 cache tive. If 17 lines dress modulo e first line is L2 cache.

it of cache cted memory How does attacker do the necessary accesses? Trivial on multiuser computer if attacker has account. Almost as easy without an account: e.g., attacker sends Java applet to user's browser.

What if computer has no browser, no buffer overflows, etc.? Clearly still possible to carry out the attack from another computer by figuring out packets that, when sent to (e.g.) Linux kernel, cause accesses of appropriate memory locations. Nobody has done this! Would make a nice paper!

What about the "guaranteed" co reading all AES t starting AES con Even if this were eliminate cache r entries can drop during the comp Typical AES soft different arrays: output, stack, Ssometimes kicks lines out of L1 ca (e.g.) the key an

How does attacker do the necessary accesses? Trivial on multiuser computer if attacker has account. Almost as easy without an account: e.g., attacker sends Java applet to user's browser.

What if computer has no browser, no buffer overflows, etc.? Clearly still possible to carry out the attack from another computer by figuring out packets that, when sent to (e.g.) Linux kernel, cause accesses of appropriate memory locations. Nobody has done this! Would make a nice paper!

What about the "guaranteed" countermeasure, reading all AES tables before starting AES computation?

eliminate cache misses. Table entries can drop out of cache during the computation.

different arrays: input, key, sometimes kicks its own S-box (e.g.) the key and the stack.

- Even if this were free, it wouldn't
- Typical AES software uses several
- output, stack, S-boxes. Software
- lines out of L1 cache by accessing

er do the es? Trivial on ter if attacker has as easy without attacker sends

ser's browser.

r has no browser,

ws, etc.? Clearly

arry out the

her computer

ackets that, when

ux kernel, cause

opriate memory by has done this!

ce paper!

What about the "guaranteed" countermeasure, reading all AES tables before starting AES computation?

Even if this were free, it wouldn't eliminate cache misses. Table entries can drop out of cache during the computation.

Typical AES software uses several different arrays: input, key, output, stack, S-boxes. Software sometimes kicks its own S-box lines out of L1 cache by accessing (e.g.) the key and the stack.

Fixed in my 2005 implementation, implementation, variables into a li of arrays. But th eliminate cache r Computers run n simultaneous pro AES software car by another proce lines out of L1 ca even L2 cache. E partial-AES cach the timing of the

What about the

"guaranteed" countermeasure, reading all AES tables before starting AES computation?

Even if this were free, it wouldn't eliminate cache misses. Table entries can drop out of cache during the computation.

Typical AES software uses several different arrays: input, key, output, stack, S-boxes. Software sometimes kicks its own S-box lines out of L1 cache by accessing (e.g.) the key and the stack.

Fixed in my 2005 AES implementation, etc.: squeeze variables into a limited number of arrays. But this *still* doesn't eliminate cache misses! Computers run many simultaneous processes. The by another process that kicks partial-AES cache state affects

- implementation, Gladman's latest
- AES software can be interrupted
- lines out of L1 cache and maybe
- even L2 cache. Even worse, the
- the timing of the other process.

untermeasure, cables before nputation?

free, it wouldn't nisses. Table out of cache utation.

ware uses several input, key,

boxes. Software

its own S-box

ache by accessing d the stack. Fixed in my 2005 AES implementation, Gladman's latest implementation, etc.: squeeze variables into a limited number of arrays. But this *still* doesn't eliminate cache misses!

Computers run many simultaneous processes. The AES software can be interrupted by another process that kicks lines out of L1 cache and maybe even L2 cache. Even worse, the partial-AES cache state affects the timing of the other process. Occasional AES accident.

Can force much frequent interrup "hyperthreading" Shamir Tromer, i 2005 Percival—g bandwidth timing Not clear whethe approach can be remotely via (e.g

Fixed in my 2005 AES implementation, Gladman's latest implementation, etc.: squeeze variables into a limited number of arrays. But this *still* doesn't eliminate cache misses!

Computers run many simultaneous processes. The AES software can be interrupted by another process that kicks lines out of L1 cache and maybe even L2 cache. Even worse, the partial-AES cache state affects the timing of the other process.

Occasional AES interrupts by accident.

Can force much more frequent interrupts with Shamir Tromer, independently 2005 Percival—giving highbandwidth timing information. approach can be carried out

- "hyperthreading"—2005 Osvik Not clear whether hyperthreading
- remotely via (e.g.) Linux kernel.

5 AES

Gladman's latest etc.: squeeze imited number is *still* doesn't nisses!

nany

cesses. The

n be interrupted

ss that kicks

ache and maybe

Even worse, the

e state affects

other process.

Occasional AES interrupts by accident.

Can force much more frequent interrupts with "hyperthreading"—2005 Osvik Shamir Tromer, independently 2005 Percival—giving highbandwidth timing information.

Not clear whether hyperthreading approach can be carried out remotely via (e.g.) Linux kernel.

It *is* possible to s all AES cache m Put AES softwar operating-system Disable interrupt Disable hyperthr Read all S-boxes Wait for reads to Encrypt some blo The bad news, as Stopping cache r enough. There a in cache *hits*.

Occasional AES interrupts by accident.

Can force much more frequent interrupts with "hyperthreading"—2005 Osvik Shamir Tromer, independently 2005 Percival—giving highbandwidth timing information.

Not clear whether hyperthreading approach can be carried out remotely via (e.g.) Linux kernel.

It *is* possible to stop all AES cache misses. Put AES software into operating-system kernel. Disable interrupts. Disable hyperthreading etc. Read all S-boxes into cache. Wait for reads to complete. Encrypt some blocks of data. The bad news, as we'll see later: Stopping cache misses isn't enough. There are timing leaks in cache *hits*.

interrupts by

- more
- ts with
- —2005 Osvik
- independently
- iving high-
- g information.
- er hyperthreading carried out
- .) Linux kernel.

It *is* possible to stop all AES cache misses. Put AES software into operating-system kernel. Disable interrupts. Disable hyperthreading etc. Read all S-boxes into cache. Wait for reads to complete. Encrypt some blocks of data.

The bad news, as we'll see later: Stopping cache misses isn't enough. There are timing leaks in cache *hits*.

4. Skewing benc

- Many deceptive the cryptographic
- Bait-and-switcl
- Guesses reporte
- My-favorite-CF
- Long-message
- Timings after p
- High-variance t
- Consequence: In
- these functions a
- much slower that

It *is* possible to stop all AES cache misses.

Put AES software into operating-system kernel. Disable interrupts.

Disable hyperthreading etc. Read all S-boxes into cache. Wait for reads to complete.

Encrypt some blocks of data.

The bad news, as we'll see later: Stopping cache misses isn't enough. There are timing leaks in cache *hits*.

4. Skewing benchmarks

Many deceptive timings in the cryptographic literature:

- Bait-and-switch timings.
- Guesses reported as timings.
- My-favorite-CPU timings.
- Long-message timings.
- Timings after precomputation. • High-variance timings.

these functions are often much slower than advertised.

- Consequence: In the real world,

- stop
- isses.
- e into
- kernel.
- s.
- eading etc.
- into cache.
- complete.
- ocks of data.
- s we'll see later: nisses isn't
- re timing leaks

4. Skewing benchmarks

Many deceptive timings in the cryptographic literature:

- Bait-and-switch timings.
- Guesses reported as timings.
- My-favorite-CPU timings.
- Long-message timings.
- Timings after precomputation.
- High-variance timings.

Consequence: In the real world, these functions are often much slower than advertised. Bait-and-switch Create two version function, a small and a big Fun-SI timings for Fun-E

Example in litera proposes 16-byte Says "More than on a 200 MHz P ... but that's ac breakable 4-byte

The honest altern Focus on *one* fur

4. Skewing benchmarks

Many deceptive timings in the cryptographic literature:

- Bait-and-switch timings.
- Guesses reported as timings.
- My-favorite-CPU timings.
- Long-message timings.
- Timings after precomputation.
- High-variance timings.

Consequence: In the real world, these functions are often much slower than advertised.

Bait-and-switch timings: Create two versions of your function, a small Fun-Breakable and a big Fun-Slow. Report timings for Fun-Breakable. Example in literature: Paper proposes 16-byte authenticator. Says "More than 1 Gbit/sec

on a 200 MHz Pentium Pro"

... but that's actually for a

breakable 4-byte authenticator.

The honest alternative: Focus on *one* function.

<u>hmarks</u>

- timings in
- c literature:
- h timings.
- ed as timings.
- U timings.
- timings.
- precomputation. timings.
- the real world, re often n advertised.

Bait-and-switch timings: Create two versions of your function, a small Fun-Breakable and a big Fun-Slow. Report timings for Fun-Breakable.

Example in literature: Paper proposes 16-byte authenticator. Says "More than 1 Gbit/sec on a 200 MHz Pentium Pro" ... but that's actually for a breakable 4-byte authenticator.

The honest alternative: Focus on *one* function. Guesses reported Measure only par computation. Estimate the oth

Example in litera 2.2 clock cycles p the unimplement

fast as various es

The honest alternexactly the funct that applications

Bait-and-switch timings: Create two versions of your function, a small Fun-Breakable and a big Fun-Slow. Report timings for Fun-Breakable.

Example in literature: Paper proposes 16-byte authenticator. Says "More than 1 Gbit/sec on a 200 MHz Pentium Pro" ... but that's actually for a breakable 4-byte authenticator.

The honest alternative: Focus on *one* function.

Guesses reported as timings: Measure only part of the computation. Estimate the other parts.

fast as various estimates.

exactly the function call that applications will use.

- Example in literature: "achieves
- 2.2 clock cycles per byte" . . . if
- the unimplemented parts are as
- The honest alternative: Measure

- timings:
- ons of your
- Fun-Breakable ow. Report
- Breakable.
- ture: Paper
- authenticator.
- 1 Gbit/sec
- entium Pro"
- tually for a
- authenticator.
- native:
- nction.

- Guesses reported as timings: Measure only part of the computation. Estimate the other parts.
- Example in literature: "achieves 2.2 clock cycles per byte" ... if the unimplemented parts are as fast as various estimates.
- The honest alternative: Measure exactly the function call that applications will use.

My-favorite-CPU CPU where funct Ignore all other (Example in litera were measured o ... because othe many more cycle for this particular The honest alter

- Measure every C
- If reader doesn't
- a particular chip,

Guesses reported as timings: Measure only part of the computation. Estimate the other parts.

Example in literature: "achieves 2.2 clock cycles per byte" . . . if the unimplemented parts are as fast as various estimates.

The honest alternative: Measure exactly the function call that applications will use.

Ignore all other CPUs. ... because other chips take many more cycles per byte for this particular computation. The honest alternative: If reader doesn't care about

My-favorite-CPU timings: Choose CPU where function is very fast.

- Example in literature: "All speeds
- were measured on a Pentium 4"
- Measure every CPU you can find.
- a particular chip, he can ignore it.

as timings: rt of the

er parts.

ture: "achieves per byte" ... if ed parts are as stimates.

native: Measure ion call

will use.

My-favorite-CPU timings: Choose CPU where function is very fast. Ignore all other CPUs.

Example in literature: "All speeds were measured on a Pentium 4" ... because other chips take many more cycles per byte for this particular computation.

The honest alternative: Measure every CPU you can find. If reader doesn't care about a particular chip, he can ignore it. Long-message tir time only for long Ignore per-messa Ignore application handle short pac

Example in litera "2 cycles per byt ... plus 2000 cyc

The honest alter Report times for for each $n \in \{0, \}$

My-favorite-CPU timings: Choose CPU where function is very fast. Ignore all other CPUs.

Example in literature: "All speeds were measured on a Pentium 4"

... because other chips take many more cycles per byte for this particular computation.

The honest alternative: Measure every CPU you can find. If reader doesn't care about a particular chip, he can ignore it.

Long-message timings: Report time only for long messages. Ignore per-message overhead. Ignore applications that handle short packets.

Example in literature: "2 cycles per byte"

The honest alternative: for each $n \in \{0, 1, 2, \dots, 8192\}$.

- ... plus 2000 cycles per packet.

Report times for n-byte packets

timings: Choose tion is very fast. CPUs.

- ture: "All speeds
- n a Pentium 4"
- r chips take
- s per byte
- r computation.
- native:
- PU you can find.
- care about
- he can ignore it.

Long-message timings: Report time only for long messages. Ignore per-message overhead. Ignore applications that handle short packets.

Example in literature:

- "2 cycles per byte"
- ... plus 2000 cycles per packet.

The honest alternative: Report times for *n*-byte packets for each $n \in \{0, 1, 2, ..., 8192\}$. Timings after pre Report time *afte* a big key-depend has been precom and loaded into I Ignore application handle many sim The honest alter Measure precom

measure time to that weren't alre

Long-message timings: Report time only for long messages. Ignore per-message overhead. Ignore applications that handle short packets.

Example in literature: "2 cycles per byte" ... plus 2000 cycles per packet. The honest alternative:

Report times for *n*-byte packets for each $n \in \{0, 1, 2, \dots, 8192\}$.

Timings after precomputation: Report time *after* a big key-dependent table has been precomputed and loaded into L1 cache. Ignore applications that handle many simultaneous keys. The honest alternative: Measure precomputation time; measure time to load inputs

that weren't already in cache.

mings: Report g messages. ge overhead. ns that kets.

ture:

e"

cles per packet.

native:

n-byte packets 1, 2, . . . , 8192}.

Timings after precomputation: Report time *after* a big key-dependent table has been precomputed and loaded into L1 cache. Ignore applications that handle many simultaneous keys.

The honest alternative: Measure precomputation time; measure time to load inputs that weren't already in cache. High-variance tin Measure each fur time, on a single Ignore possibility in timing.

Compare function single timings, pr high-variance fur

The honest alter Report several m making variance

Timings after precomputation: Report time *after* a big key-dependent table has been precomputed and loaded into L1 cache. Ignore applications that handle many simultaneous keys.

The honest alternative: Measure precomputation time; measure time to load inputs that weren't already in cache.

High-variance timings: Measure each function a single time, on a single input. Ignore possibility of high variance in timing.

high-variance functions.

The honest alternative: Report several measurements, making variance clear.

- Compare functions by comparing single timings, promoting a few

ecomputation:

r

- ent table
- puted
- _1 cache.
- ns that
- ultaneous keys.
- native:
- outation time;
- load inputs
- ady in cache.

High-variance timings:Measure each function a singletime, on a single input.Ignore possibility of high variancein timing.

Compare functions by comparing single timings, promoting a few high-variance functions.

The honest alternative: Report several measurements, making variance clear. 5. Advanced tim

2004: I write sof Poly1305-AES, a message authent Wegman-Carter : combining a prov "universal" hash a hopefully-secur (AES in counter Poly1305 has no Existing AES sof slow precomputa Poly1305-AES lo write new AES se

High-variance timings: Measure each function a single time, on a single input. Ignore possibility of high variance in timing.

Compare functions by comparing single timings, promoting a few high-variance functions.

The honest alternative: Report several measurements, making variance clear.

5. Advanced timing leaks

2004: I write software for Wegman-Carter structure, combining a provably secure (AES in counter mode). Existing AES software does

write new AES software.

- Poly1305-AES, a state-of-the-art
- message authenticator. Standard
- "universal" hash (Poly1305) with
- a hopefully-secure stream cipher
- Poly1305 has no precomputation.
- slow precomputation, making
- Poly1305-AES look slow. So I

- nings:
- nction a single
- input.
- of high variance
- ns by comparing romoting a few actions.
- native:
- easurements,
- clear.

5. Advanced timing leaks

2004: I write software for Poly1305-AES, a state-of-the-art message authenticator. Standard Wegman-Carter structure, combining a provably secure "universal" hash (Poly1305) with a hopefully-secure stream cipher (AES in counter mode).

Poly1305 has no precomputation. Existing AES software does slow precomputation, making Poly1305-AES look slow. So I write new AES software.

I look at success for authenticatin messages: 3668 567 577 568 570 2-byte messages: 575 570 563 565 3-byte messages: 576 571 564 566 Interesting. Whe numbers come fr Another computa 771 768 751 752 751 752 751 752

5. Advanced timing leaks

2004: I write software for Poly1305-AES, a state-of-the-art message authenticator. Standard Wegman-Carter structure, combining a provably secure "universal" hash (Poly1305) with a hopefully-secure stream cipher (AES in counter mode).

Poly1305 has no precomputation. Existing AES software does slow precomputation, making Poly1305-AES look slow. So I write new AES software.

I look at successive cycle counts for authenticating ten 1-byte messages: 3668 833 585 574 603 567 577 568 570 585.

2-byte messages: 568 572 574 575 570 563 565 569 571 574.

3-byte messages: 569 573 575 576 571 564 566 570 572 575.

Interesting. Where do these numbers come from?

751 752 751 752 751 752.

- Another computation, same CPU:
- 771 768 751 752 751 752 751 752

ing leaks

tware for state-of-the-art icator. Standard

structure,

ably secure

(Poly1305) with

e stream cipher mode).

precomputation.

tware does

tion, making

ok slow. So I

oftware.

I look at successive cycle counts for authenticating ten 1-byte messages: 3668 833 585 574 603 567 577 568 570 585.

2-byte messages: 568 572 574 575 570 563 565 569 571 574.

3-byte messages: 569 573 575 576 571 564 566 570 572 575.

Interesting. Where do these numbers come from?

Another computation, same CPU: 771 768 751 752 751 752 751 752 751 752 751 752 751 752. Load-after-store

On (e.g.) Pentium load from L1 cac slightly slower if same cache line if as a recent store. This timing variate even if all loads a cache!

I look at successive cycle counts for authenticating ten 1-byte messages: 3668 833 585 574 603 567 577 568 570 585.

2-byte messages: 568 572 574 575 570 563 565 569 571 574.

3-byte messages: 569 573 575 576 571 564 566 570 572 575.

Interesting. Where do these numbers come from?

Another computation, same CPU: 771 768 751 752 751 752 751 752 751 752 751 752 751 752.

Load-after-store conflicts:

On (e.g.) Pentium III, load from L1 cache is slightly slower if it involves same cache line modulo 4096 as a recent store.

This timing variation happens even if all loads are from L1 cache!

ve cycle counts g ten 1-byte 833 585 574 603 585.

568 572 574

569 571 574.

569 573 575

570 572 575.

re do these om?

ation, same CPU:

751 752 751 752

751 752.

Load-after-store conflicts:

On (e.g.) Pentium III, load from L1 cache is slightly slower if it involves same cache line modulo 4096 as a recent store.

This timing variation happens even if all loads are from L1 cache!

Cache-bank thro On (e.g.) Athlon can perform two from L1 cache ev Exception: Secon waits for a cycle are from same ca Time for cache h again depends or

No guarantee that only effects.

Load-after-store conflicts:

On (e.g.) Pentium III, load from L1 cache is slightly slower if it involves same cache line modulo 4096 as a recent store.

This timing variation happens even if all loads are from L1 cache!

On (e.g.) Athlon, can perform two loads from L1 cache every cycle.

Exception: Second load waits for a cycle if loads are from same cache "bank."

Time for cache *hit* again depends on array index.

only effects.

Cache-bank throughput limits:

- No guarantee that these are the

conflicts:

m III, he is it involves modulo 4096

tion happens are from L1 Cache-bank throughput limits:

On (e.g.) Athlon, can perform two loads from L1 cache every cycle.

Exception: Second load waits for a cycle if loads are from same cache "bank."

Time for cache *hit* again depends on array index.

No guarantee that these are the only effects.

6. Breaking AES

2004: I point out cache-hit time va in OpenSSL and popular AES imp

2005: I extract c from OpenSSL ti making no effort knock table entri Many random kn Cache-bank throughput limits:

On (e.g.) Athlon, can perform two loads from L1 cache every cycle.

Exception: Second load waits for a cycle if loads are from same cache "bank."

Time for cache *hit* again depends on array index.

No guarantee that these are the only effects.

6. Breaking AES in cache

2004: I point out cache-hit time variations in OpenSSL and other popular AES implementations.

2005: I extract complete key from OpenSSL timings, making no effort to

- knock table entries out of cache. Many random known plaintexts.

ughput limits:

7

- loads
- very cycle.
- nd load
- if loads
- che "bank."


nit

- n array index.
- at these are the

6. Breaking AES in cache

2004: I point outcache-hit time variationsin OpenSSL and otherpopular AES implementations.2005: I extract complete key


from OpenSSL timings, making no effort to knock table entries out of cache. Many random known plaintexts.



6. Breaking AES in cache


2004: I point out cache-hit time variations in OpenSSL and other popular AES implementations.

2005: I extract complete key from OpenSSL timings, making no effort to knock table entries out of cache. Many random known plaintexts.



<u>in cache</u>


- t
- ariations
- other
- lementations.
- omplete key mings,
- to
- es out of cache. Iown plaintexts.



Graph has *x*-cool 0 through 255.

y-coordinate: average y-coordinate: average x to encrypt rando with $k[13] \oplus n[12]$ minus average x unrestricted rand

Encryption time code, this CPU, is maximized whe $k[13] \oplus n[13] = 3$ 3-cycle signal.




Graph has *x*-coordinates 0 through 255.

y-coordinate: average cycles to encrypt random plaintext with $k[13] \oplus n[13] = x$, unrestricted random plaintext.

Encryption time (for this test code, this CPU, etc.) is maximized when $k[13] \oplus n[13] = 8.$ 3-cycle signal.


- minus average cycles to encrypt



Graph has *x*-coordinates 0 through 255.

y-coordinate: average cycles to encrypt random plaintext with $k[13] \oplus n[13] = x$, minus average cycles to encrypt unrestricted random plaintext.


Encryption time (for this test code, this CPU, etc.) is maximized when $k[13] \oplus n[13] = 8.$ 3-cycle signal.



Graph has *x*-coordinates 0 through 255.

y-coordinate: average cycles to encrypt random plaintext with $k[13] \oplus n[13] = x$, minus average cycles to encrypt unrestricted random plaintext.

Encryption time (for this test code, this CPU, etc.) is maximized when $k[13] \oplus n[13] = 8.$ 3-cycle signal.



Graph for $k[5] \oplus n[5]$.

rdinates

erage cycles

m plaintext


 $\left[3
ight] =x$,

veles to encrypt om plaintext.

(for this test etc.)


en


8.




Graph for $k[5] \oplus n[5]$.

This graph has n presumably L1 ca






Graph for $k[5] \oplus n[5]$.




presumably L1 cache miss.

This graph has much larger max,



n[5].




This graph has much larger max, presumably L1 cache miss.

2006: Mironov re only attack dedu few thousand cip Focus on last rou of AES computat

Obvious next res Understand netw Can we see $\approx 1-c$ from (e.g.) media 10^6 packet timin

Would be anothe I'm not doing thi feel free to jump



This graph has much larger max, presumably L1 cache miss.


few thousand ciphertexts. Focus on last round of AES computation.

Understand network noise! Can we see \approx 1-cycle signals from (e.g.) median of 10⁶ packet timings?

Would be another nice paper. I'm not doing this; feel free to jump in.

2006: Mironov reports ciphertextonly attack deducing key after a

- Obvious next research step:



nuch larger max, ache miss. 2006: Mironov reports ciphertextonly attack deducing key after a few thousand ciphertexts.Focus on last round of AES computation.

Obvious next research step: Understand network noise! Can we see \approx 1-cycle signals from (e.g.) median of 10^6 packet timings?

Would be another nice paper. I'm not doing this; feel free to jump in.

7. Misdesigning

Primary goal of of Continued emplois cryptographers.

How to achieve t

Example: Use 51

Oops, broken? L

Oops, broken? U

2006: Mironov reports ciphertextonly attack deducing key after a few thousand ciphertexts. Focus on last round of AES computation.

Obvious next research step: Understand network noise! Can we see \approx 1-cycle signals from (e.g.) median of 10⁶ packet timings?

Would be another nice paper. I'm not doing this; feel free to jump in.

7. Misdesigning cryptography

Primary goal of cryptography: Continued employment for cryptographers.

How to achieve this?

Example: Use 512-bit RSA.

Oops, broken? Use 768-bit RSA. Oops, broken? Use 1024-bit RSA.

- eports ciphertextcing key after a hertexts. and
- tion.
- earch step:
- ork noise!
- cycle signals
- an of
- gs?
- er nice paper.
- s;
- in.

7. Misdesigning cryptography

Primary goal of cryptography: Continued employment for cryptographers.

How to achieve this?

Example: Use 512-bit RSA. Oops, broken? Use 768-bit RSA. Oops, broken? Use 1024-bit RSA.

Don't believe tha until they've bee in the New York

Don't use obviou software such as

7. Misdesigning cryptography

Primary goal of cryptography: Continued employment for cryptographers.

How to achieve this?

Example: Use 512-bit RSA. Oops, broken? Use 768-bit RSA. Oops, broken? Use 1024-bit RSA.

until they've been announced in the New York Times.

For timing attacks: If attack hasn't been demonstrated, assume it doesn't work.

software such as Phelix.

- Don't believe that attacks work
- Don't use obviously-constant-time

cryptography

cryptography: yment for

his?

.2-bit RSA. Ise 768-bit RSA. Ise 1024-bit RSA. Don't believe that attacks work until they've been announced in the New York Times.

For timing attacks: If attack hasn't been demonstrated, assume it doesn't work.

Don't use obviously-constant-time software such as Phelix.

Don't use crypto Build complex m cryptographic sys Don't communic between people of different layers. e.g. Most CPU d thoroughly docur Challenge: Mark with a variable-ti

Don't believe that attacks work until they've been announced in the New York Times.

For timing attacks: If attack hasn't been demonstrated, assume it doesn't work.

Don't use obviously-constant-time software such as Phelix.

Build complex multi-layer cryptographic systems. Don't communicate adequately between people designing different layers. Challenge: Market a CPU

with a variable-time adder.

Don't use cryptographic hardware.

- e.g. Most CPU designers fail to thoroughly document CPU speed.